#### **1. Instruction set**

The 5'th September 1992 and I begin by starting to think about the instruction set. I decide to have 16 registers. This way the register number will fit in 4 bits. The computer will be a 40-bit machine. Hopefully I will be able to fit 2 instructions in each 40-bit "word", each one taking only 20 bits. This way I can execute 2 instructions per instruction fetch. On this page the right column indicates the number of bits the instruction operands require.

The instruction groups are:

- o NOP (No operation)
- o Arithmetic (Multiply, Add, Subtract), integer and floating point
- o Logical
- o Shifts and rotates
- o Loads
- o Individual bit testing, setting and resetting
- o Jumps, Calls, Branch (relative jump) and returns
- o I/O instructions and control



# **2. Instruction set (continued)**

The Jump, Call, Branch and Return instructions. I note that the Jump and Call instructions will not fit inside the 20 bits size I hope to use for each instruction. The destination address must be 20 bits or more, if the memory is to be a reasonable size.



# **3. Floating Point format and Execution Units**

Next I decided the format to use for floating point (none of this IEEE compliant nonsense). I use 1 sign bit, 8 exponent bits and a 31-bit fractional part. This I consider should be a reasonable accuracy for most applications, and of course it fits the 40-bit word size nicely.

I regroup the instructions and decide on what execution units I will need to build. Each unit will handle a particular type of instructions. The list of execution units doesn't seem complete.



### **4. Detailed Instruction Codes**

The next day I consider in detail the format the instructions will take. The first 3 bits will always code the unit required. The following bits specify the opcode and operands (register numbers for source and destination data, etc). The load and store to memory instructions will require a whole 40 bits.

6/9/92 ų nous O Control  $000$ ०० NOP HALT O  $\mathbf{I}$ ٢Ĉ Come under Move reg , reg (postopa) i Out /store: sad  $000$  $0|0|1$ Å men <u>Load reg</u> Wyczyc men  $001$ IJŐ biti mem ttore eg. men  $010$ Pop 外 Χ  $011$ х  $O(2)$ Irdenid Indexed Store  $\epsilon$  87 $d$ NO, put n in 6-10 <u>Reg - reg</u> 2:  $|0|1|^{2}0|^{3}$  source  $|$ Move reef seeg. dest" 31 Muttistes  $\frac{1}{1}$  source ? dest w  $\sqrt{0}$  1 Source 1  $f.P$  $\frac{1}{2}$  : , O Int ţ.

### **5. Detailed Instruction Codes: Add/Sub/Logic, Shift**

The opcode for the add/sub/logic instructions fits nicely into 5 bits, so there are 12 left for the two source registers and the destination register. Neat (now you may begin to realise why I chose 40 bits for my word size).

The shift instructions also have a source and destination register. I have marked 5 bits to specify the amount of shift but I think I would really need 6 (for 0-39 bits of shift).

à. J. 5 / Sub/Logic Add ١õ ГŻ  $0<sub>O</sub>$ Ś١  $O$ Add  $O<sub>1</sub>$ Sub  $10$ nair. Ó Integes <sup>1</sup> Flaating point η ο Jithart Carri  $\mathbf{I}$ cassy  $\overline{4}$  $\times$  16 I. U0c f,  $\mathbf{1}$ X Ō AND  $\mathcal{O} \cdot 1$ CR Ō NOT ÷I. XOR  $B^{12}$  $10$ - 1 20 Ō Registos  $\vert \ \vert$ kis Ö Ô Mairol Ô  $\mathbf{I}$ motic. ٥ l۵ Å٤. n, How many Dits 0 T 31 Þ

#### **6. Detailed Instruction Codes: Bit manimpulation and jumps**

Bit manipulations also fit exactly and neatly into 20 bits. 3 bits specify the action required, 6 bits the number of the bit in the word (0..39), and 8 bits the source and destination registers.

The jumps and calls require the full 40 bits for specification of the target address. Branches fit in 20 bits, they have 12 bits available to specify the displacement from the current location. The Jump, Branch, Call and return instructions all have conditional variants, which test the state of the Carry, Zero and Sign flags.

Bit manipulation: 6 :  $110$ O,  $\circ$ (Doer't use Ō lext.  $\sqrt{2}$ Rosee O Set Ō ÷,  $\mathcal{L}$ CLC  $\circ$   $\circ$ Worsn't use SIRIN V SEC  $O<sub>1</sub>$ Å Ŕ <u>nsbit no.</u> 7: Junes ett ) and field address. <u>Orry is jirst</u>  $\circ$ O nela Juno Type 2nd hird innered  $\mathbf{I}$ Branch  $\circ$  $20d$ relate independ addressed Catt  $\circ$ ١ Ret field igrosed) 2nd  $\mathbf{I}$ 0'0 <u>s condition</u> matition  $O<sub>1</sub>$  $\alpha$ p, dec reg? until = 0 O NС O  $\overline{1}$  0 Ċ 0  $\sqrt{2}$ -1  $O$   $O$ NZ ŧ  $O<sub>1</sub>$ ١ ₹  $10$ P ١ N ١  $\rightarrow$  1  $11 \t12$  $\overline{13}$  $\overline{10}$ ٦Ł έ¢.  $\mathbb{Z}$ R, CR, I%  $\mathbb{Z}$ L, CI, A, B, DX, DY, X, Y, AR, AL. 12 4096. bits to specify jul 256K addresses. ାୱ Nord. ₩

## **7. Block Diagram and Register descriptions**

A small block diagram showing the interconnection if the units in the CPU. The CPU incldes its own memory and memory control, and all input/output is intended to be via a host Z80 processor.

There are 9 general purpose 40-bit registers, register 0 is always zero, and the remaining 6 registers are for the stack pointer, program counter, loop counter, In and Out registers, and index register.

Men  $6/9/92.7$ Menory  $40 \times 6$ 40 Instruction .ood/ stare <u>bujjers</u> ۵I. 40. Instruction. had طيراه decode paccal 0 Mut. Register. hle. I/O. 280 Shift. RO å all zero's R١ Α R2 ß R3 C R4 Ú, R5 ÷ Ε R6 ۴ R7 J, ۰ς R8  $\approx$ Ή R9  $\equiv$ t RIC Index Register (@ Write only, 20 bits). 훍다.  $\equiv$  $R11$ IN register Read only. Ż, 40 000 bit RI2  $\equiv$ OUT regists. LO bit Write only.  $R13$ LOOP COUNTER  $\bigcirc$  BFF) Write only. R14 STACK POINTER  $(20$  BITS)  $\overline{a}$ Write only. RI5. PC.  $(20 815)$ Write only 20 Bits car adams  $N$ addresses, = 5 M Rytes total.

# **8. Scoreboarding and Bus Arbitration**

Now I give some consideration to the scheduling and organisation of the units. The Scoreboard ensures that registers and execution units are locked while they are awaiting a result write or in use.

On this page I also make a few calculations relating to the mandelbrot set, concerning the number of instructions that must be executed in each iteration of the mandelbrot calculation. Yes, drawing mandelbrot sets is considered to be the first application for the computer...

t, 69192 . 8  $\mathbb T$  $8 - 11$  $M_{-}9$ marke  $12 - 15^{-4}$  $0.6 - 9$  $M - 19$ Rosielt 医上下刺 dcareboarding ard <u>unit-</u> privit instruction, checks must h۹. dunding nade  $\pi$  00 noit. avaitable tunnim ĩ Sance registers available 6  $\omega$ avaitable nomataich registers  $n$  $x$ : htation un  $U^{(\nu)}$ mitanation Indira**r**i  $h \wedge k$ Mi Load sources rate unit tine at isagé tout ĺ۱۱ ζ÷,  $f^kG$ artitration Bus uli a Ê 12  $\bar{z}$ hast serve st come at juticairq nesults unit teas emals ÊУ nup starrs  $A = ZR \times ZR$ ŀ  $\sigma_{\rm{max}}$  $71 - CI$  $\bullet$  $B = 7L \times 12L$ ж., <sub>с</sub>  $7R$  = CR ZR = 2x ZRx ZI + CR ろんご  $T = 0$ 23  $Z1 = A - B + C1$ Katharak (And Al まい  $\cdot$   $\circ$   $C = A + B$  $72.71$ ŀλ ψĪ Text dec >L  $c$ e  $\sigma$ ž, LEUR DINZ NOL  $\mathcal{C}$  : Inter Inter Ŋ dia ang Have  $\mu$ metes

# **9. Instruction set codes again**

A review of the instruction set, in which things change slightly.

 $7/9/92$ 9 O: Control:  $^{\circ}$ OOD a componentation and control NOP Ô HALT & interrupt Z80. I 1: Load/etoxe  $\int_0^\infty$  $\rightarrow$   $\leftarrow$  address.  $\left[\begin{array}{c} 39 \\ -3 \end{array}\right]$ ø  $\stackrel{...}{\leftarrow}$  disp  $\stackrel{-}{\leftarrow}$  $200$ (Inderced) (assolute) To a specified address  $\circ$ Push/Pop : serve address & dec SP  $\overline{0}$  $\overline{0}$ Indexed Load / stare wing IX. Load C Store. Reg > Reg.  $\tilde{\mathcal{E}}$  $5/16$  $[0010]$ Ś R Multiply  $\mathsf{3:}$  $\left\| \right\|_{\infty}$  $[011]$ Ò  $S<sub>2</sub>$ Ŕ 0 f.f

**10. Instruction set codes again (Control, Loa/Store, Multiply, Add/Sub/ Logic)**



**11. Instruction set codes again (shifts, bit manipulation, jumps)**

Ħ Shilta 5.  $\overline{S}$  $101$  $(5~\text{bita})$ R  $\circ$   $\circ$ Saical  $O +$ Arithmetic n=No bits. Rotote  $\overline{10}$ elt Kiaht Ō Bit manipulation  $\sqrt{C^2}$  $n_s n_s o_s o_s$  $0.0$  $\rm \tilde{\circ}$  o o Text n= Bitno (0-39) Reset  $0$  1 0 De t 0 1  $C_{k}C$  $0<sub>0</sub>$ SEC. ١  $O<sub>1</sub>$ 7 Junas etc  $120$  $3$  12-bit diep adares ھ۔  $O_1O_2$ Junp. TP [ Full 40 bits O  $\overline{\phantom{a}}$ Branch. 2nd vists field ignored.  $\circ$ Cau V Ret  $\mathcal{L}$ 5 ံတပ်ပ No condition  $100$ Dec reg RI3 & loop while > 0 NC O  $10$ O  $\mathbf{1}$ C. NZ  $100$ 孒  $101$ ρ  $\circ$  $N$ .

### **12. More on Scoreboarding**

Some more thoughts on the practical implementation of the scoreboarding. Also, consideration of an alternative way to code the instructions.

 $8/9192.$ 12 <u> dareboarding</u>: Register access Busy line  $6 - 1$  $F_{\mu\mu}$ MUX delected reg is floor  $l$ but  $R_{\epsilon}^q$ field of instruction -Have to check on source & destination function units registers Filternative instruction format  $\mathbf{I}$ OPERATOI UNA. OPERANT **T** À **UNIT** N٥ تنفهبا pperande; istore type żε oad Ŕ ς,  $S, S, R$  $S.R, n$ Displ./ab (Jumps etc)

# **13. Block Diagram of CPU**

A nice block diagram of the CPU, as it stands so far.



### **14. DRAM refreshing**

The 9th September 1992 and I decide to think about refreshing of dynamic memories (DRAM), and begin by calculating how often I will need to do it, and how long it will take.

VM 12. ţĿ Refresh: Every 4 ms.  $1 - 3%$ tine - 100 120  $+$ say every  $O(61512)$ addresses trkes" 128m S-me would Vo 4000 128 3  $\overline{u}$ 128  $\frac{168}{2010}$ Δ  $1.87$  10.<br>5 3 2 - 13 % resh control: **TOO MHZ**  $1000 \, \text{m/s} =$  $mS =$ It 000 00: CLIKS 4 000 000 65536 400 000  $262$  144  $131072$  $262144$ Using 4 MHz clock: MHz 16 000  $MS = 1000 \text{ m}$ CLKS ۱.  $MHz =$ کیر  $500$  KHz = عث  $250$  kHz = كبرنيا 8  $125$  kHz =  $62.5 \text{ kHz} =$  $250$  $\mathbf{Q}$ ы डु ऽ<br>उर 4000 32 26 کال<br>ځځ  $\frac{1}{6}$ 80 ١o 15Ò 80  $\overline{30}$ PULSE  $90<sub>4</sub>$ ರ್ mS. IL O  $250 =$ LSD4  $1111010$ ۱ 专 Q0 يجتزله Java. h2. h ٩ł I PULSE<br>PER 1930 لايا<br>13 Q2  $625$ <br>kHz. <u>cux</u> | US 3936 रवर ت<br>تسمی QЗ 020100 Q4 ŚS. ФG **@3 @2@1 @ 67066601** 

### **15. DRAM refresh circuit**

A real circuit diagram of how I will take care of the refreshing. At the bottom of page 14 is a circuit to generate one pulse every 4 mS, which is how often I will be doing a refresh. This is generated from a 62.5 kHz signal, which would in fact come from the host Z80 computer's video controller circuit. The refresh controller also requires a 100 MHz clock.

During the refresh, the CPU gets suspended, and the hosting Z80 also has to WAIT. The refresh operation doesn't start until the rest of the CPU acknowledges the refresh request.



\* COMBINED PROP. DELAY HERE MUST BE <1005 IN THE COUNT, &, and DR.

### **16. Z80 Memory Controller**

This CPU design only has I/O via the host Z80 computer, and so the contents of the memory are programmed by the Z80. The circuit on this page allows the host Z80 to read and write the memory. At the bottom write I draw a nice diagram indicating the external connections of this unit.

 $\ddot{i}$ 

10/9/92.

 $\mathcal{U}$ 



#### **17. DRAM page mode**

I devote some attention to the issue of dynamic RAM page mode access. Page mode is much quicker than a fully random access. In page mode, the row address of the memory location is locked, and columns read from that same row.

I feel that if I use page mode wherever possible, my CPU will run twice as fast as it would otherwise, because I can get my instructions twice as quickly.



**18. Instruction fetch and pipeline**

More details of the precise memory timing I will need to generate in order to arrange for page mode. Here are some designs for circuits to arrange this timing, and ideas for the instruction buffer (pipeline).



**19. DRAM timing for Page-mode access**

More on the timing of the DRAM page-mode access. Note that the indicated "100 MHz" is for thought purposes only: the CPU is asynchronous so in reality no such clock exists. In practice I will ensure that propagation delays in the instruction fetch circuit will be long enough so that the memory will always have the required amount of time to access and return its data.

[Or is this true? Did I in fact intend to use a 100 MHz clock for the memory timing, in order to ensure precise timing? In this case I would have considered the resultant 10 nS period very short so that effectively the clock was only be used to ensure precise timing, not synchronise any other part of the processor].



**20. Instruction buffer**

Early sketches concerning the operation of the instruction buffer and memory timing.



# **21. Propagation Delays of TTL families**

13th September 1992 and I carry out some library research into the propagation delays of various TTL types.

 $\varepsilon^{-1}$ ř  $11/1/12 - 21$ Check initialisation procedure, fallowing repeat periods check refers circuit & modify to allow at least sons of RFB high before releasing the menary.  $13/9/92$ Fon out Noise margin Pavadies Rosalay tanitu  $\mathsf{L}$  $\ddot{\phantom{a}}$  $O - \frac{1}{2}$ ١O 10 mW <u>IO ns</u> Ŧ4 ୂ 33  $741$ L 22 າ  $74H$ Ż 19 0 - 4 ١٥ 74S 10 (0995) 20  $O(4)$ 2 **74LS**  $25$  $0-2$ 2. 25 (Og ECL 7 50 720 ೧< °⊙ CMOS **FEFTIFIEEE** 11111111111 RAS CAS į j

**22. Instruction Pipeline and Load/Store Unit**

Here is a detailed diagram of the instruction pipeline and load/store units, which are closely connected.



#### **23. Instruction Pipeline (continued)**

More of the instruction fetch and memory timing control circuits. The second circuit here relates to the memoryu timing, but has evolved to a more carefully thought-out version.



**24. Shift unit thoughts**

Now I spend some mental energy considering the controversial topic of shifting. I want a fast barrel shifter, that will be able to shift by any number of bits. This must be done in stages, but using what TTL chips? To try to work out the best configuration, I consider designs including cascaded stages consisting of a number of the following TTL chips:

o 74LS151: Single 8-1 line multiplexer o 74LS153: Dual 4-1 line multiplexer o 74LS157: Quad 2-1 line multiplexer

 $24$ i la taj ji 44 ζ Davre ቼ  $n<sub>star</sub>$ жам<br>МЕМС  $0<sub>01</sub>$ 77 J.J How to control the LOST റററ  $C410110$ т'n π'n Ù. Ø CHO **TARTE DEZ UMPC LLEB** SHIFTER has 5 levels  $\mathfrak{D}_\mathbb{C}$ solectors  $0.01$ Dad Hesîan uwa 157 Øæa defa Iarr chion أهدده  $=$ total  $\mathbf{v}$ Crati 16  $15750000 = 816$ X ↷ 8  $101H)$ G 10  $\infty$ orel 48  $\overline{z}$ total 2 i. ٨t. 16 ÒX  $\circ$ ilh þп W.  $O^2$ -  $O$ Vnd t wi  $\mathcal{I}$ 76 S  $\circ$  $3xd$ Q  $\delta$ Puno  $-d$ elciy gate Vesign **LUANO**  $15$  s and  $21.16.8$  $h$ ۱۵۱۰ TC. ه دع 3. ١Ø١  $2$  if  $tr\mathbb{R}$ -ch

#### **25. Instruction Fetch Pipeline evolution**

15th September 1992. After that brief interlude with the barrel shifter, it's back to work on the instruction fetch pipeline. These circuits show the evolution of the circuit, as I iron out the problems one by one...



# **26. Instruction Queue Unit**

Finally a more complete version of the instruction queue unit, which I believe might work.

15/9/2. 26. Ç WSTR 370 374 374 DEZ Ó őΞ 'n 14 **ALK** Os se  $105 - 01$ DRIG LATCH QUELLE CLOCK s , INSTR<br>Ə NALID. Ŕ IK (F CLX<sup>PR</sup> Ŧī 74 Ŧί r T.C cτe ₹ō, ć٥ ÑSTR  $R_{EQ}$  . 'n. 葩  $2$   $\alpha$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$ ŦŦ INSTR Ò چتک DATA<br>FROM<br>MEM INSTR **INSTR VALID HNORE ZIN INSTR REQ TISTEFIED** QUEUR 0am<br>"Latch **UNIT**  $G<sub>ons</sub>$ LROW **ELEAR**<br>CLEAR<br>ENSTRE QUEUE<br>TAME 路路 QUELE QUELE CLERA 2005 DELAY **DATA** Ę LATCH. SIGNIFIES END MEMORY CYCLE) Clear Inite Queue signal also goes to clear the address unit etc, adjust page 4 it recessory to have arather stage in

**27. Memory Controller**

The final version of the memory control circuit. This turns the 20-bit address bus into the multiplexed Row and Column form required for the DRAM's, and generates the RAS and CAS signals. It is the only part of the CPU having a clock, the 100 MHz clock is used to generate the precise timing required by the DRAM. The rest of the CPU from then on is entirely asynchronous.



### **28. Address unit; Memory arbitration**

The address unit generates the memory address for the memory controller unit to use to access the DRAM. This address can come from the program counter, the second instruction field of the Jump and Call instructions, or by adding the displacement address of a branch instruction to the current location.

Later I start to think about bus arbitration. This circuit will decide when the CPU can control its own memory, and when it should yield control to the host Z80 so that the host can read/write the memory.

Dos come sum here as it is<br>the woment addings that must be 98 1719/92 tared not the one currently being read/written  $3h$ 376  $2s$ ٢Ä ß ь 3 ĊЩ BÚF  $CL$ oise.<br>Figu  $\sqrt{0.157 - 0.69}$ **NEW** Queur<br>Cloc 7ź. **CLOC** π ₹ 2ưS  $-500$ 243 鹼 Ind **BUF** BUF. 7. ICTD PIELD **CALLES OF**  $\overline{\mathcal{X}}$ **Derry**<br>Bus 0-r 465/R ٠, Addess ,<br>00-19.)<br>00-19.) 2kS Counter hopes BUF ٨F  $0858$ **RASTE**<br>COUNTER Appe LO/ST-CP COOL VEST FOR  $AD - 19 - 1$ ADDRESS-**DI DATA AUS OF** QUELLE CLEAR. QUEVE CLOCK-UNIT READ ADDR **AAS/REL AODR INC:** 2nd INSTR<br>FIELD. LOAD ADOR COUNTER DISP fmo Memory arbitration 썛 **WAIT.** PROC يماية WAT RRS аđ õ 35. Ansal **WATERCK** 

# **29. Evolution of the Memory Arbitration Circuit**

A few more attempts at designing a working circuit for the memory arbitration.



# **30. Final Circuit for Memory Arbitration**

18'th September 1992 rolls around and I decide that my memory arbitration circuit design is complete. It controls the Z80 BUSRQ and WAIT signals and arranges for a clean handover of control when the Z80 requests it.



# **31. Register File Definition**

A reminder of the register naming and useage. Each register also has its own scoreboard bit (half a dual D-type 74LS74 flip flop), whose state is "0" if the register is available or "1" if it is busy.

18/9/92 31 Noniste 1 Registes All zeros  $RO =$  $\frac{1}{\sqrt{2}}$  CLK R1 = A  $374.1$ R2 β (ko<br>Aiz R3 Ċ. Rli D RS Έ kL ŧ ี กลุ่ม<br>--<br>30 ¢ 27 G. R8 Н R9 I **RIO**  $I_0$ der (20)  $\ddot{\cdot}$ Write only RII IN register Read on  $R12$ OUT registes T0. RI3 Loop counter (20) þ Stack pointer (20) RIL  $RIS$  =  $(20)$ PC ₽ 10 "O" = Available G " $1$ " = Busy. k

## **32. Instruction Decoding and Scheduling**

The instruction decode is conceptually simple. The first 3 bits of every instruction specify the unit to be used for the instruction. The instruction is "issued" when the unit scoreboard indicates the required execution unit is available, and the scoreboard also indicates each of the source and destination registers is available.

Ÿ Ψ 32 Instr decode TG. Ïτ ïΫ TE 12.  $\overline{13}$ Sourcel Source Result Unit OTHERS SE THISTS VALID **← INTR REQ TGNORE 2-4 FIELD** E CLEAR INSTR QUELLE. > INSTR LOAD ADOR COUNTER (PC) У. READ MODE (PC)  $\xleftarrow{\widehat{\mathrm{ASSIRPL}}}$  $Q =$  Avout thrit Scopeboard: 10 Busy AШ LDIST) 댼 تغار<br>بار<br>پرا ïŜ ü  $12<sup>13</sup>$ Reg. dcoreboard CHIM MOD OUT هن **VIAT IC** Unit lop codes Unit: الم∪ا†<br>حد‰ NOP/HALT 6080 LOIST est Reg. 2 SCOR **SEs BOAR** u.<br>Ref≿. F.P ind ADD/SUB or  $*$  3 Shift, normalise Reg حملها S2 бB. ALLI Stola ક્ષિ \* ≰ Boast 5 Bit manipulation. ች ( \* 7 Tumps etc. WMf. Þ

## **33. Instruction Scheduler / First ALU thoughts**

Final diagram of the scheduler. Given an "Instruction Valid" signal from the instruction queue, it checks register and unit availability. If everything is Ok it enables the correct source register outputs and generates signals for the execution units to start processing. The scoreboard bits then get set (unit and result register).

Also shown here are my first thoughts on the ALU design.



### **34. Sketches for the BitMan and Load/Store Units**

Some preliminary consideration of the Bit Management (test/set/reset) unit. This one can reset any specified bit to "0", set it to "1" or test its state.

The load/store unit is responsible for generating the required memory address. Depending on the state of instruction bits 10, 11 and 12, this address is one of

o 0: an absolute address specified in the 2nd instruction field (40-bit instruction)

- o 1: Stack Pointer: The address specified by the stack pointer is used
- o 2: Index Register + displacement specified in the instruction

When the stack pointer is used, it is subsequently incremented or decremented automatically by this unit, corresponding to a stack "POP" or "PUSH".



### **35. Load/Store Unit**

Final diagram of the Load/Store Unit. Note the nice block representation at the bottom of the page showing all input and output signals connected to this unit.



#### **36. Bit Management Unit; ALU**

The final version of the bit management unit, responsible for reset to "0", set to "1", or testing of any bit.

In the lower part of the page, a diagram of the ALU. This is rather simple, mainly because it uses the 74LS181 4-bit ALU (8 of them).

C  $20/9/92$ 36 BITMAN anid-or<br>Jnvert, mm.<br>-374 DATA<br>BUS ⊅‱ু ūΦ **MOL** ڪيو õé hon  $374$ **OETOXE** ុ<br>កស្រុ (ANDREAS MARGET) 7. OE-104 сÜ **LLEAS BITMAN UR ZERO Contractor** to-l థాక్టర్ sara **BIDNAI**<br>FWISHED  $\epsilon$ man R  $3 + 4$ ô st r CEAR ☞ **TWSTP** 響  $\Rightarrow$ ło Ąр ø .<br>न•  $74$ lcu ÷. How to conditional jumps  $\rightarrow$  CLR ZERO FIAL SET ZERO HAC test zur, cassy etc flieg DATA BUS DATA SUS TA prior to sumping ቃ ዪ N FIELD -BITMAN CHAR BAMAN B **REIELD** > CLEAR R BIT. <u>nuit wait sain</u> Ø3 - BITMAN FINISHE **Q64** unt to finish, etc. BITMAN = TWSTREN **BISTR BITA-***INSTE BIT 18-3* **BITMAN RESULT EN PRO READER PALLI FINISHED** TALU Ø3 OATA BUL.  $\overline{a}$ RESULT FLACS Ø4 .<br>ንርኒአ FLPG REG ALU 7 can mui 811 DATA SUS  $374$ **STAR BIT** ٠'n **De T** ιķι. Žф つゃ  $0.0008$ Aw<br>NSRZ cu di Ť ₹ 4 ALU Ŧ τ **INSTR**  $d\vec{1}$ uo **= super** u G **PO** FINISHED \*ALL op aspends on <u>क</u>्रूल ್ರೀ ದಿಕ್ಕೆ<br>ನೀಡಿತ್ r<br>Sh æ what the 181 takes. 370 uk CE 毒 ø₹ щ Coes it do shifts ? PSH ج

## **37. Result Arbitration**

One of the most important parts of the CPU design! All the units operate asynchronously, and can be operating in parallel. Yet they all ultimately want to write the results of their computation to the register file using the internal bus. The result arbitration circuit helps to decide who can use the bus at what time.

There are 5 units which may need to write back results. In addition the instruction issue unit will require the bus to load source data from the register file to the units. I therefore arrange a stack of 5 flip flops. There is a "result phase" during which the instruction issue unit allows results to be written. In this phase, each of the 5 possible units are checked and in turn allowed to write their results if they need to.



# **38. Register File and Scoreboard**

This page shows the construction of the register file and scoreboard. Register 0 is always zero by definition, so it is NEVER busy.



# **39. IOU, the Input/Output Unit**

This is a set of 74LS374 octal D-type latches, 40-bits wide, one bank for the input and on e for the output. Using these the host Z80 can send data to and from the CPU.

When the CPU executes an IN instruction, a Z80 interrupt gets generated. The IOU is then marked as busy on the unit scoreboard until the Z80 has loaded all 5 8-bit registers, so a complete 40-bit CPU word is ready. Only then does the IOU send a "finish" signal to the Result Arbitration circuit.

When the CPU executes an OUT instruction, a Z80 interrupt is also generated. The IOU busy scoreboard bit remains set until the Z80 has read all the 5 8-bit chunks of the 40-bit word.



### **40. Barrel Shifter sketch and FPU addition notes**

Here is a design for a barrel shifter using two states: first a set of 74LS153 dual 4-1 multiplexers, followed by a set of 74LS151 single 8-1 multiplexers. This operates on 32 bits and can shift by any number of bits in just these two stages of logic. Only 32 bits are considered, cause this barrel shifter is meant to be used in the floating point unit to normalise the fractional part.

Later I start to work out what is involved in floating point addition. A few worked examples are required...

 $\mathcal{L}(\mathcal{C})$  $2119192$ IΩ design 7115153  $11M0Q$ ده> MJ14.8.0 8-1 h a I FЮ  $ST$ Q, Hil A TA SA BA TAR 背径区 Š1 SHIFT  $87.7$  $\frac{1}{3}$  21 š. ś.  $\overrightarrow{210}$  $FC5.09$  $8 - 1$  $\frac{1}{\omega_0} \frac{1}{\omega_0} \frac{\partial \theta_0}{\partial \omega_0}$  $\ddot{\phi}$ آڪآ ≁маsк do without mask just ground all unwanted inputs to the 535 & 15/5; could result in lawer chip count. FΡ ハギマギバ Addition: Ţ  $H \approx$ 1011 integer 1011. .OO  $\mathfrak{c}$   $\mathfrak{p}$ î al ≤ ્ 0011  $E$ P –  $\omega$ wite*de*  $1100e - 110$  $11 + 3$  $\alpha$   $\alpha$   $\beta$ exposints subtracted . ഇ クェ shill έ÷. ها.  $20d$  are defined  $\mathbb{R}^n$  $\lambda$ lodi  $\overline{M}$  $\Rightarrow$  001130 Now add ą Normativ **Atais** ARME  $7+13:70000000000080$ Ü)  $10001000e125$  $B = 00001101128 = 10000$  $= 1101000e 124$ Alto.  $xyz = 125 - 124 = 1$  and  $x \frac{1}{4}$  and  $x \frac{1}{2}$ 

#### **41. On the subject of Floating Point Addition**

More deliberations and worked examples as I attempt to understand how to add two floating point numbers together.

 $21/9/92$ ψ,  $10001000e125$ 01101000 e 125  $0000111$  $0.125$ Us neam req.  $00011110e^{28} = 16+8+4+2=30$ üi)  $111100000125$ 30+3  $30 =$  $3 = 00000011$  e  $128 = 1100000000122$  $\mathbb{Q}$ ub  $\exp: 125 - 122 = 3$ : shift night 3:  $1115000$ 00011000 100001000 x 125 Norm shift right  $1 = 10000100e126$  $00100001eB^{3} = 350k$ 4= 0000 0100 e0 = 10000000 e 123  $1 + 18$  $48 = 00110000000 = 1100000000126$ alub  $exp$   $123-3426z-3$ . Shift Ist by 3, take 2nd exp. 11000000 e 126 00010000  $2126$  $= 001101002128$ 11010000 e 126 <sup>=</sup> 32+16+4= 52.  $125 - 122$  $125 =$  $D$ [[] | 101 122  $122 =$ 01011010  $0111101$  $122 =$ 10000101 L) 1,0,0,09110 00000011  $123 - 126$   $126 -$ Ξ.  $1255$  DIIII010  $O(11110)$  $0111101$  $126 =$  $1, 0,0000101$ to da dooto  $126 = 10000010$  $26 = 10000011$ 01111010 10000011  $11110$ 00000010  $\mathsf{C}^*$ ∱∤ ততততেতা।

### **42. Align Block**

This is a development of the shifter sketched previously. Alignment of one of the operands in a floating point addition operation is required prior to the actual addition. The smallest operand is shifted right by the difference in the exponent fields. What I are really doing here is lining up the decimal points so I can later add the two numbers.

The align block can shift the 32-bit fractional part of a floating point number (well actually 31 bits), by any number of bits in the range 0..31. It does this in only two stages of logic. To accomplish this feat requires a mere 28 74LS151 chips, 10 74LS153 and 4 74LS157...



#### **43. Normalise Block**

Very similar to the Align Block, but in reverse. The normalise block is used after a floating point operation to left-shift the result, incrementing the exponent field accordingly, so that the most significant bit of the floating point fractional field is a "1".



# **44. On the counting of leading zeros**

Before I can normalise, I have to count the number of leading zeros in the result's fractional part, so that I can tell the normalise block how many bits to shift left by. Here I have a few thoughts about this task.



#### **45. Leading Zero Count**

The final diagram for the leading zero counter. Note the large number of diodes, which replace TTL OR-gates. I always thought if you needed a large number of inputs to an OR-gate, why not use a set of diodes?



# **46. Floating Point Addition Sketches**

It's now 25'th September 1992 and I need to remind myself of my newfound understanding of how to add floating point numbers, and how I planned to implement this in TTL.

46. 25/9/90 Vie そと a<br>Lihat An A الانواع السائلية للمواج  $\mathbb{Z}^{d_{\mathcal{X}}}$ N. I.  $\mathcal{L}_{\text{max}}$ ं हैं। жł 副标志 医假  $\sqrt{2} \rho_{\rm{min}}$ ませ a d k ni ß ATA 3r) 37  $2\alpha$ J. ц.,  $\eta$  .  $K \sim -\mu$ ø۰  $15 - 3$ .  $5 - 1111$  $5.3$   $5.3$ ŵ, 9200 UCM  $= 8 = 0011$  $3 - 1100$  $3 - 1101$ H. **SQLC ATA** 0000 0011  $3 - 15 =$ প্  $11110001$ Գ トト  $-111000$ 10000  $1100 = 12$  $= -12$  $00001100 = +12$ SIGN A  $-3 - 15$  $0 = 41 = 51$  GN B  $11110001$  $+/$ tstetert তা  $1101110$  $= -12$  $\frac{1}{2}$  .  $000010010 = F18$ 环形菌 -53 Aata bu > Latch A-Signa \* Alir Œ. Data bus & Latchs 7 yn. ear ہور<br>جوہو Q.  $, 3$ i $60.$  $\Delta \mathcal{P}$ ΗĖ Normalise -> latch Perocount-ال لونج No cassu - Latch ات من 32  $\hat{U}^{(k)}_{\alpha\beta}$ <u>Inc. esp, slata</u> latch De C+31 and **axill -** $\bar{\nu}_2$ 

# **47. Add/Subtract Floating Point: First design**

Now I add the complication of being able to subtract as well. To do this I use a bank of exclusive OR gates (XOR) before and after my adder. This first sketch design needs considerable further work before it can be said to be anywhere near complete.



## **48. Library Research**

27'th September 1992 and I found myself in a wonderful library. I am not Swedish (despite by name) but on this date I had occasion to be present at the KTH technical university library in Stockholm. Here I found various books about computer architecture and the floating point implementations of the IBM 360/91. On this page I jotted down some useful information.



# **49. More Library Research**

 $\bar{z}$ 

On the subject of floating point viision and multiplication. Oh no! I have only recently understood how to add floating point numbers let alone multiply or divide them.



 $\sim$ 

 $\alpha$  , and the contract of the component constant with converting considered and a Metropolity  $\alpha$ 

## **50. A 4-bit Synchronous counter and Floating Point Multiplication**

Here I note down the circuit for a 4-bit synchronous counter. I also found this in the library and thought it might come in useful. I did mention sometime earlier in these CPU notes that I needed a fast synchronous counter, well here it is.

I also decide to try to understand floating point multiplication. Once again, a few worked examples are the best way...

t, 50  $2719/92$ 도 약 Synchronous courter 109.88 Q 0  $\mathbf{\hat{Q}_2}$ ۵ Q Ō ₹ ₹ J ĺΧ t. **TEXT TAG** COUNT ENABLE χř  $\sqrt{2}$ MULT:  $OIOO$   $OOOO$  $= 8 \times 8 = 64 =$  $1000$  $1000$ ∴ ġ  $0.0001$  $1515225$  $\equiv$  $MMDOOOO$   $e + 4$  $= 15 =$ 60001114  $m$ no $000e + 1$  $00001111$  $15 =$  $000000$ ᢙ  $\times$  $240^{2} =$  $1110000 \times 1110000 =$ 57600.  $711000010000000000000078$  $8 \times 8$ O).  $= 0.100000004$  $\frac{1}{00000}$  1000  $100000000 \times 100000000$  $e \mathcal{S}$  $= 0.1000000000000000000$  $= 2000000$ Á ÷,  $\frac{1}{2}x\frac{1}{6}$ 71 J @1000000000 <u>ై</u>  $0.01$  $\overline{O}$ e  $= 10000000$ e  $11111111$  $-1 =$ 

# **51. First sketches for a floating point multiplier**

Some first preliminary ideas for my floating point multiplication implementation. I also want this multiplier to be able to multiply integers, which is an easier task.



## **52. Multiplier**

Complete design for the multiplier.

When multiplying two floating point numbers together, it isn't necessary to align them first. Just multiply them, and take the most significant bits of the result. Meanwhile, add the exponents. Postmultplication normalisation will only ever result in a shift of 1 bit, so I don't need a full barrel shifter, instead I just have a multiplexer with its inputs both connected to the multiplcation result but displaced by one bit.

This unit can also multiply integers. In this case, the product is twice as wide as the operands. I decide that I must store this extra result word somewhere, it would be a shame to waste it. Register 15 seems like the ideal place. Previously I had specified register 15 to be the Program Counter. However, the Program Counter does not need to be accessible for read or write by the executing program, it is entirely under the control of the instruction decode related units. So I hide it from the register bank and use register 15 for the least significant word of the result. The most significant word goes to the specified result register.

The multiply circuit itself is not shown here, it's just drawn as a block with the MULT caption. I intend to use a fast parallel multiplier, I had some papers from the libary about how to build one of those, but unfortunately it requires a large number of chips. I decide not to draw it here, but just to consider it as a functional block: give it two numbers and it will return the product some time later.

I also make the controverial decision to pipeline this unit, since it has a parallel multiplier. However, I don't pipeline it in the conventional way, with a register between each processing stage and clock the results along the pipeline. Instead I use ripple-through (wave) pipelining. Just shove the inputs in one after the other, wait the right amount of time, and take the output. Believe it or not, wave-pipelined parallel multipliers have been built in practice. Whether or not I could ever get it working is debateable.

 $52.$ 27/9192 po kin 科  $D-30$ চ-31 Rewir **REC. C**  $374$ ی ن रेड्यू<br>रितर ٦Ú. œ. أأرمه IAMA<br>GUS.  $0 - 30$  $\overline{376}$  $\overline{0}$  is  $\rightarrow$ つれ  $05J$  $32 - 39$ Œ Ø3 Gero. 白发 ù ∋∌ શ **R** 孕 Ø)  $\overline{\text{ICN}}$ MULT<br>FINISMED FPTINT -> Ø نند INSTRO ត คังนั cік **DELGY RESULT** في عب  $1.15$ 뗽 by putting in a pipe of Ringling thie  $link$ e. the MMONIACI dan acstraind permanent  $th<sub>0</sub>$  $\overline{10}$ r Nix BU oritional + rgis.  $f$   $\varphi$ exponen (MQ) How will R15 be ordinated perhaps use INSTRI 40 **DATA DATA-BUS-BUS A MULT FINISHED** should allow R. MULT  $\Omega$ ń. CLEAR MULT BA  $\frac{64}{65}$ -finit **> LLEAR R. BIT** n româl ≛ R. MULT ENS pperation, this awa ENSTR O = FP/INT -> **MULT RESULTEN**  $RIS$  to Po.  $100$ time 4M Ned the "16", suadest R15 Parity make the register  $1 \text{CR}$ сI av the Λ١ RIS, ۱Ř hι peña ٨M  $Ch$ *nation* f yn vy ctî.on C COOLDO **INNETIU** pipeline paridie to fully urit i niHout dhav this inutiplier, etc. 1 Just inide the additional latches nipple - through pipelining.

#### **53. Instruction set once more**

So the 27-th September 1992 was a heavy day. All that library research and then the design of the multiplier. The following day I decide to revisit the instruction set again. This time I summarise the whole thing on just one page.



#### **54.More on Floating Point Add/Subtract methods**

The next day, the 29'th September 1992 I decide I really have to do something about the design of the floating point add/subtract circuit. I start to draw the circuit but find my understanding is still lacking, or rather, that my previous understanding has been temporarily erased by my exploits with the multiplier. So I start on some more simple worked examples to get things straight in my head.

i m  $29/9/92$ JŁ. ASFP ALIGN  $374$ án Ol ۳Į۳  $374$ <u>u</u>x.op  $\sqrt{3}$  = 1100  $-3 = 1101$  $0100 = 4$ g.  $0100$  $\overline{1101}$  $10000$ ക്ക്  $0101 = 1010 - 5 = 1011$ 5.≡.. O100=1.  $1011$  $0010$ ۱۵۲۵  $\overline{01111}$  $0+1+0$  $0000 +$  $0001$  $\mathbf{z}$  $.0001 = 1.$  $0011$ 3٢ 54  $UIOI$  $1100$ -3:  $+$  \ +1 rega. 10001  $+1$  $5 - 3$  $\Omega$ Ł.  $0101$ 5٠. 3-5 3: I 0011 4 V. -5.  $1010$  $O(1)O$  $O(10)$  $+1$ ē.  $3 - 5$  $\mathsf{S}$  .  $10001$ Ĺ4. 10010 Nò  $2000$  $5:0101$ 1100 ζ,  $+1$  $-5.1010$  $1100 + 1$ -3:  $11000$  $+2.$ ċ  $10110'$  $-7 - 5:$ ξV,  $40 - 1$  $411100 - 5$ 01001  $z - 0.1000 = -8$  $-3:1100+1$ L: 000 0100  $0000$ 4-3  $+10000 +$ **ROUGE**. 100 e0 - 沁 .OIO0  $001.$  $0.02$  $12$  $-1000 100$  $2+1$  $z^*$ SMIFT ヒマカ

# **55. Floating Point Add/Subtract sketch**

A first attempt at a design for the floating point add/subtract unit.

Ç.  $29h/2$ . 55. 3-և ⋚ ttoo ζ. 0011  $: \mu O$  i i i ١  $\overline{O}$  $-11$ へ  $@1011$  $+$ } охбі 3-4. n  $1110$ **\* EXP. PARTS OF A MINAYS** ALIGN A ħ١  $371$ **SR** 疵 **BST**xpA र्तह 7<br>A C D ó. 15-0 -B-374. d١  $\frac{1}{2}$   $\frac{1}{2}$  sc≅ INSTRO = エム o Ō. ትኩ СĽК ZEROS  $0 - 31$ ر<br>دي  $\frac{0}{8}$ 374 123 **NORM**  $C_{0u1} = 32 - 1 - 32$ n  $8 - A$  $= 65$ <u>Ä≽ĕ</u> Era Ä Ö. ะ∕∝ิ oé⊿ A oe  $\infty$  $5/6$ 

# **56. Final Floating Point Add/Subtract design**

Finally on the 1'st October 1992 I find myself in a position to complete the design of the add/subtract unit. This diagram includes as labelled blocks the Align, Normalise and Zero-Count blocks described previously.



#### **57. Add/Subtract block diagram and Questions**

It's a complicated unit, this Add/Subtract, and I STILL have some questions about its operation, which I carefully write down here in order that I may return to them at some later time.

Below that I draw the Add/Sub Floating Point unit as a block diagram showing its interconnections to the Align, Normalise and Zero Count blocks.

 $1/10/92$ . 57 \* Algn erable: If the required shift is 32 a more, the right shifter must give an autput of zero; à disable use as EN" isputs on the 157, 153, 151s etc ù the align superit. operation must be properly aorte d ar larlis. stage without catuir propagation aetau prophene \* Pipelining will probably need internediate latches Ωt strategic points le errere wor occur ard if wou do lived. detect then, and signify then? How to syncheonise all the various parts of  $\star$ the circuit? ASFP RESULT EN DATA BUS **OATA BUS** AOD/SUI R FLOATINC POINT **INSTRO** ASFP FINISH രഭ (ASPP): **CLEAR ASFP BIT**  $\overline{C}$  $\overline{P}$  RIT **PISED EN-** $H_{32}$   $H_{5}$   $\mathcal{V}_{32}$ ALIGN ZEROS COUNT NORMALISE \* In cortain cases of subtraction a zero haction occur i how  $x_0$  case with this may  $\ddot{\dot{z}}$  .

### **58. Another listing of the Registers**

Which now also shows register 15 as the multiplier low word. Notice that I have also replaced the separate I/O registers with a single one which is used for both IN and OUT data. There are therefore now 10 general purpose registers available.

The idea of separating the input and output busses of the register file is a good one. It means that the instruction decode unit can access the output of the registers whenever it wants, without stopping the write-back of results to the register file by the units. Effectively then the bus arbitration circuit is always in the result phase, which should dramatically speed up the CPU.



### **59. IOU Redesign**

So, 2'nd October 1992 and this is the last page of my asynchronous TTL CPU design. I add a control and status register. I am unsure if there were any other changes since the last one (page 39).

