#### 1. Instruction set

The 5'th September 1992 and I begin by starting to think about the instruction set. I decide to have 16 registers. This way the register number will fit in 4 bits. The computer will be a 40-bit machine. Hopefully I will be able to fit 2 instructions in each 40-bit "word", each one taking only 20 bits. This way I can execute 2 instructions per instruction fetch. On this page the right column indicates the number of bits the instruction operands require.

The instruction groups are:

- o NOP (No operation)
- o Arithmetic (Multiply, Add, Subtract), integer and floating point
- o Logical
- o Shifts and rotates
- o Loads
- o Individual bit testing, setting and resetting
- o Jumps, Calls, Branch (relative jump) and returns
- o I/O instructions and control

	1		
		5/9/92	
NOP	NOP	0,,	0
Mut	Integer	S1, S2, R	12
A	F.P.	* SI, S2, R	12
Had	Int NC	S1, S2, R	12 .
	Int C	S1, S2, R	12
	<u> </u>	* SI, S2, R	12
Sub	Int NC	S1, S2, R	12
	Int C	S1, S2, R	12
	F.P.	* SI, S2, R	12
Logical	AND	SI,S2,R	12
	OR	S1, S2, R	(2
· · · · · · · · · · · · · · · · · · ·	NOT	S, R	8
	XOR	SI, S2, R	12
une en italier of the static o	INC	S, R	8
N.)	DEC	S, R	8 +
Shipts	Shift n bits	Rotate Left S.R	8+0
	Rotate Right	S,R	8+0.
X	Shift Logical	Right S.R	8
	Shik Arothmo	trleff right S-R	8
	Shift left.	S,R	8
Loads:	Den Load re	a, men n, men	> 22
e de la companya de la	Store rea.	men », men	2 22
العالية المراجع المستورية المستحد العالية المراجع المناح	Move rea, 2	น ภ.ท	8
ي . 	Push Dog	ກ	العا
	Pop rea	<u>ک</u>	<u>.</u>
Bit:	Test	n, bit.	9
é.	hot.	n, bit	q
EXTRAS ABS value	reset	», bit.	q
Ononge sign	CLC	0	0
, , , , , , , , , , , , , , , , , , ,	SEC	· · · · · · · · · · · · · · · · · · ·	6
	Load " non +	dija a. a dija	214
	Atores noo +	duso a dim	≥16
	J	PT0	- 143

# 2. Instruction set (continued)

The Jump, Call, Branch and Return instructions. I note that the Jump and Call instructions will not fit inside the 20 bits size I hope to use for each instruction. The destination address must be 20 bits or more, if the memory is to be a reasonable size.

		<u>इ</u> '	5	79/92 2
	(cont)	•	···· ·· ·· ·· ·· ·· ··	
Tump	Junp		Mem.	7 18
branch	Juno	C	men, condition	720
sub:	June	NC	· //	720
Ret	Juno	Z	<i>µ</i>	<i>by</i>
and the second second second second	Juno	NZ	<i>ff</i>	, <b>a</b> y
	Juno	P	<i>Je</i> .	h ,
	Jump	N	<i>μ</i>	<i>u</i>
	Call		men	≈18
,	Cau	<u>C</u>	men, condition	≥20 ۞
	Call	NC	<i>1</i> //	<i>y</i>
·····	(all	Z		"
	Call	NZ	· //	<i>"</i>
	Call	P	// // // // // // // // // // // // //	μ.
	Call	N	, <i>I</i>	1
	Branch	. Row 7 a , JEER 1988 Solid all d chaileand	disp	> 10
	Br	C	disp, condition	> 12
	Br	NC -		h
	Ba	2	**	<b>4</b> ¢
	Bz	NZ	н	
	By	P	'ц	"
	Ba	N.	'n	9
· · · · · · ·	Rot.		6	0
· · · · · · · · · · · · · · · · · · ·	Ret	С	cond	2 🔮
	Rot.	NC	11	2
danad - dan alam dik adhara dikkina sakitiki P di Katalabata Proj	Rot	7	n	2
ē.	Rot	NZ		2
	Rot	P	n n n n n n n n n n n n n n n n n n n	2
and a second	Rot	N.	"	2
7/0	TA.	NIN.		
Ban	Out	780		
Contanl	Hait	a for	internat host.	*
- NOWA	The second		and the second s	
	20			

# **3. Floating Point format and Execution Units**

Next I decided the format to use for floating point (none of this IEEE compliant nonsense). I use 1 sign bit, 8 exponent bits and a 31-bit fractional part. This I consider should be a reasonable accuracy for most applications, and of course it fits the 40-bit word size nicely.

I regroup the instructions and decide on what execution units I will need to build. Each unit will handle a particular type of instructions. The list of execution units doesn't seem complete.

ي من	5/4/	92 3
FP format 1	an an an ann an an a' sir	
01 89		- Mill By A
S EDGONENT C	31 traction	····· ··· ··· ··· ··· ··· ··· ··· ···
	· · · · · · · · · · · · · · · · · · ·	
Instruction types:	۲ ۲ ۱	,
i) NO.P	وروار است بیش میرونید در این این ا	•
2) Loads,		
3) (Multiply		B. I
4) Had /Sub/ logical	and a substantiant of the state	· · · · · ·
() Pin har har	t and the second s	
5) Bit maniputation		на цина — — — — — — — — — — — — — — — — — — —
3) I/O/COOtably		
Vers aroupings:	ести <del>найтар</del> итери и топ на на на која и на која И	
0 = Control, in	1 NOP / 110.	· · · · · ·
Load store	in the second	
23: Multiply		···· · ·
34: Add /Sub/1	ogic	
45: Shift		
Bit maripul	noite	· · · ·
i + Jumps & cal	A second second the second	
<u>₽</u> <u>₽</u> Ţ <u></u>	S = F. (Pale) - when an in the second sec	
linit.	nee e tette titaes kante e oortet e oortetaangemaandigedes .	
έ. Ι/Ο ,		
Mult,		•
Add/dub/Shigh logic	•	
Shift		
Load/store to mem		:
to reg		
attack reg.		<b>.</b>

### 4. Detailed Instruction Codes

The next day I consider in detail the format the instructions will take. The first 3 bits will always code the unit required. The following bits specify the opcode and operands (register numbers for source and destination data, etc). The load and store to memory instructions will require a whole 40 bits.

6/9/92 4 Control NOUD D. 1 000 00 NOP HALT 0 In +cCome under Mou req, rep Out ( Stand ) Store: hao. 001 000 э, men Load reg Whole men 001 110 bit men Store seg, 010 Pop 91 Х 011 X 00 Indexed Dad < 87 dián Indexed Store NO, put & in 1.6-10 Reg - reg 2: 10/1120/3 source 1 Move reg-reg. dest " Multiply 3: Source 2 dest 1011 source 1 F.P ęч. 0 Int 2

### 5. Detailed Instruction Codes: Add/Sub/Logic, Shift

The opcode for the add/sub/logic instructions fits nicely into 5 bits, so there are 12 left for the two source registers and the destination register. Neat (now you may begin to realise why I chose 40 bits for my word size).

The shift instructions also have a source and destination register. I have marked 5 bits to specify the amount of shift but I think I would really need 6 (for 0-39 bits of shift).

Ĵ 5 /Sub/Logic Add 00 \$I 52 60 Add 0 1 Sut 10 ഫവും Ó ١ Floating point 0 0 thout Carry ۱ cassy 4 X lo l 1 ۱ X 0 ANP 0-1 OR 6 NOT 1 XOR 1012 0 ١ . D 0 Kegister R ١ 0 Ô Min 0 ١ 0 6 n, How many bits 0731 έ÷. į,

#### 6. Detailed Instruction Codes: Bit manimpulation and jumps

Bit manipulations also fit exactly and neatly into 20 bits. 3 bits specify the action required, 6 bits the number of the bit in the word (0..39), and 8 bits the source and destination registers.

The jumps and calls require the full 40 bits for specification of the target address. Branches fit in 20 bits, they have 12 bits available to specify the displacement from the current location. The Jump, Branch, Call and return instructions all have conditional variants, which test the state of the Carry, Zero and Sign flags.

Bit maripulation: 6: 110 °O 0 est (Doesn't use 0 0 1 0 Reset 0 Lot 1 1 00 (Doen't use S/R/n CLC Į SEC 01 9 8 nibit no. n 7: Junps etc ) 2nd field= address. Onlyin 0 0 field Juno Type and tield ignored ١ Brarch 0 Ind ield ignored Ind held= address Con 0 Ret field ignored 200 I 0'0 b condition (matition 0 0 oop, dec reg? unal = 0 1 NC 10 Ō C 01 1 00 NZ Ł ١ 01 10 ρ 1 Ν ۱ - 1 11 12 10 13 Ę., ZR, CR, I%, ZI, CI, A, B, DX, DY, X, Y, AR, AI. 12 4096. bits to specify full 256K addresses. 18 Nool ネ

### 7. Block Diagram and Register descriptions

A small block diagram showing the interconnection if the units in the CPU. The CPU incldes its own memory and memory control, and all input/output is intended to be via a host Z80 processor.

There are 9 general purpose 40-bit registers, register 0 is always zero, and the remaining 6 registers are for the stack pointer, program counter, loop counter, In and Out registers, and index register.

Mem 6/9/92.7 nemoni 40 Instruction oad Atore buffers **1**0 40 Instruction Add duh decode Daical 0 Mut. Register. file. I/0, 280. Shift. RO 3 all zeros. R١ A R2ß R3 С R4 Ď R5 2 E R6 Ξ ۴ ١ R7 = ٠G R8 2 H R9 Ē I RIC ( Write only, 20 bits). ŧ۰. = Index Register RII Read only. \* IN register 4000 bit RI2 7 OUT registra. 40 bit White only. RI3 LOOP COUNTER (20 BFF) Write only. R14 STACK POINTER (20 BITS) rite only. R15. (20 BITS) PC 12 rite only 20 Bits car address I M addresses, = 5 M Bytes total.

# 8. Scoreboarding and Bus Arbitration

Now I give some consideration to the scheduling and organisation of the units. The Scoreboard ensures that registers and execution units are locked while they are awaiting a result write or in use.

On this page I also make a few calculations relating to the mandelbrot set, concerning the number of instructions that must be executed in each iteration of the mandelbrot calculation. Yes, drawing mandelbrot sets is considered to be the first application for the computer...

	69/92.8
Sama 1: 8-11	
Source 2: $12 - 15$	- Address of the second s
$R_{1} = \frac{12}{12} + \frac{12}{12$	
Nconoboording and built -	
accounting and song was	
On decoding of instruction, checks must be	
made to ensure	
i) turction whit is available	
i) Source registers available	
ii) Destination registers available.	
It not:	
Label Jurit Dusy	
Indicate destination whit "busy.	•
( Load sources into unit,	
June start signal to writ	
Bus orbitration:	
st come first serve.	
dome sort of priority to results from units	
LDUP STARTS	
ZI-CI A= ZRXZR	
ZR=CR B=ZIXIZI	<b>O</b>
T=0 $ZR = 2x ZRx ZI + CR 3620$	-
ZI = A - B + CI	
TRAZI A AND MACHA+B AND	
P B Test the 214 minutes 1	
C LE LETRA DINZ IL NOT	
Inter Later	
D.	
Have Notus, = 25 trists	yeles.
	, u

# 9. Instruction set codes again

A review of the instruction set, in which things change slightly.

7/9/92. 9 O: Control: °000|3 0 NOP HALT & interrupt 280. 1= Load / store 001 address 39 ø K- disp-(Indexed) (absolute) To a specified address 00 01 Push/Pop = save address & dec SP Indexed Load / store using IX. 10 Load Q Store. Reg > Reg. 112 °010|3 Ispic S R 3: Multiply 0110 Si R S2 0 F.P TNT

10. Instruction set codes again (Control, Loa/Store, Multiply, Add/Sub/ Logic)

Ł 0 6 6 6 ξ, 8/9/92 10 Q: Control 8 8 3 10003 6 3 Ô NOP 1 Interrupt hast & HALT: 8 ۲ 1: Load / Store 19:120 20-SIT 39. 10 BIT. °OOI 4 Neg diso\_ 00 11110bits Apprilied address Neg er (SP), dec SP 01 Push/Pop .....) 10 Indexed <sup>9</sup>6 Load Store 2: Reg -> Reg 010 S 3: Multiply 服怒 011213 S S, ρ C F 4: Add/Sub/logic. INT 10023 67 S S R 2 : F.P C Int Without Camp ð Dec (TP Inc ith Cours IJ ¢ -00106 AND Add 01 Sub 01 OK 10 NOT 10 \_ogic Inc/Der XOR 11 Į.

11. Instruction set codes again (shifts, bit manipulation, jumps)

8/9 11 5: Shifts 101 S (5 bits) R 00 Doical 01 Arithmetic n=No. bits. Rotate 10 elt Kight Ò Bit manipulation  $1 10^{2}$ Sn, n. N5. N. O3. O2 000 Test n= Bitno. (0-39) Reset 010 Let. Õ } CLC 0 0 l SEC. ١ 0 1 7: Junne etc 12-bit duip 120 addren ۵. 0.0 Jump. T Full 40 bits 0 Branch 2nd instr. field ignored. V O lall Ret 11 5 000 lo condition 001 Dec reg R13 & loop while > O NC O 10 0 1 [ C. NZ 100 Z 101 P 0 1 N.

#### 12. More on Scoreboarding

Some more thoughts on the practical implementation of the scoreboarding. Also, consideration of an alternative way to code the instructions.

8/9192, 12 Acoreboarding: Register access Busy line -1 6 flip MUX tole ched neg is floor Lbu "R" field of instruction -Have to check on source & destination function write registers Alternative instruction Josmat 1 OPERATO UNT. OPERANT NOT TYPE 2 ı UNIT No lype : operande; 1 store type ŧ٩. 000 R S, S, S, R S.R.n Displ. / abs (Jumps etc.)

# 13. Block Diagram of CPU

A nice block diagram of the CPU, as it stands so far.

	Ę		8/9/ 92 13
	Men os	ų.) 140	······································
	[Men c	ontrol	
1.1	20	20/ 10	
	Instruction	Load/Store	
۰ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ ـ	PC	Index SP	
0	Instruction	Add /Sub	
9 ~ · · · · ·	Bullen Huo	Barrel shift	ан андан андан андан андан аналан состан Тап ан андан андан аналан состан с
مریزور و میرو میرو میرو میرو میرو در این از این از این از این از این این و میرو میرو میرو میرو میرو میرو میرو م مریزور این و میرو میرو میرو میرو میرو میرو میرو می	decode	(Unit 2)	· · · · · · · · · · · · · · · · · · ·
······		(Unit 3)	· · · · · · · · · · · · · · · · · · ·
م، میں دی۔ 	Main control (Unit O) K=	Bit	2 2 1
······································	Loop counter Reg. File	Maripulation (Unit4)	·
()		· · · · · · · · · ·	
3	To Timo	017	-
· · · · · · · · · · · · · · · · · · ·	"INSTRUCTION THE (UNI	t5) TOUNITI".	
£	ریا در المحمودی از این المحمودی این این محمول میرو	اری این میرمند آرمی روایی این کارینا اور کیر میرید این اور این م	- 
	nen 19. Feldi (191 albushara sangang a co g ang		· · · · · · · · · · · ·
		······ ·······························	
		· · · · · · · · · · · · · · · · · · ·	
1		· .	· ·

#### 14. DRAM refreshing

The 9th September 1992 and I decide to think about refreshing of dynamic memories (DRAM), and begin by calculating how often I will need to do it, and how long it will take.

14 9/9/92. Represh: Every 4ms, Represh 1-3% 1-3% time + 100120 250 Lay every addresses GI1512 taker 1281 5 one would 70 4000 128 3 40 128 10 10 7 0/0-1087 2-13 % rest control: 4000 mus = 100 MHz mS= 1000 00; CUKS 4 000 000 65536 400 000 262 144 131072 262144 Using 4 MHZ clock: MHZ 6 000 MS= 1000 uS = ١, CLKS 11S MHZ= .μS 500 KHz = 250 KHz = LINS 28 125 kHz = 62-5 KHZ = 25 161 64 58 4000 32 26 16 35 16 80 10 50 80 80 8 PULSE 904 4000 MS LSOL 250= 1111010 12 00 128 2600 b 12 QI PULSE 130 ବ୍ CLK 13 625 KH2. C4X 153936 5393 E MS. QЗ 02010 Qu В 65 QG 67 OL OF ON

### 15. DRAM refresh circuit

A real circuit diagram of how I will take care of the refreshing. At the bottom of page 14 is a circuit to generate one pulse every 4 mS, which is how often I will be doing a refresh. This is generated from a 62.5 kHz signal, which would in fact come from the host Z80 computer's video controller circuit. The refresh controller also requires a 100 MHz clock.

During the refresh, the CPU gets suspended, and the hosting Z80 also has to WAIT. The refresh operation doesn't start until the rest of the CPU acknowledges the refresh request.



\* COMBINED PROP. DELAY HERE MUST BE < 10ns IN THE COUNT, &, and or .

# 16. Z80 Memory Controller

This CPU design only has I/O via the host Z80 computer, and so the contents of the memory are programmed by the Z80. The circuit on this page allows the host Z80 to read and write the memory. At the bottom write I draw a nice diagram indicating the external connections of this unit.

1



### 17. DRAM page mode

I devote some attention to the issue of dynamic RAM page mode access. Page mode is much quicker than a fully random access. In page mode, the row address of the memory location is locked, and columns read from that same row.

I feel that if I use page mode wherever possible, my CPU will run twice as fast as it would otherwise, because I can get my instructions twice as quickly.



### 18. Instruction fetch and pipeline

More details of the precise memory timing I will need to generate in order to arrange for page mode. Here are some designs for circuits to arrange this timing, and ideas for the instruction buffer (pipeline).



**19. DRAM timing for Page-mode access** 

More on the timing of the DRAM page-mode access. Note that the indicated "100 MHz" is for thought purposes only: the CPU is asynchronous so in reality no such clock exists. In practice I will ensure that propagation delays in the instruction fetch circuit will be long enough so that the memory will always have the required amount of time to access and return its data.

[Or is this true? Did I in fact intend to use a 100 MHz clock for the memory timing, in order to ensure precise timing? In this case I would have considered the resultant 10 nS period very short so that effectively the clock was only be used to ensure precise timing, not synchronise any other part of the processor].

$\frac{1}{1000} + \frac{1}{1000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{10000} + \frac{1}{100000} + \frac{1}{100000} + \frac{1}{1000000} + \frac{1}{1000000} + \frac{1}{10000000} + \frac{1}{10000000} + \frac{1}{10000000} + \frac{1}{10000000} + \frac{1}{10000000} + \frac{1}{10000000} + \frac{1}{100000000} + \frac{1}{100000000} + \frac{1}{100000000} + \frac{1}{1000000000} + \frac{1}{100000000} + \frac{1}{1000000000} + \frac{1}{10000000000000} + \frac{1}{10000000000000000000000000000000000$	19-
$100 \cdot M Hz = 1000 \cdot M Hz = 0 \cdot $	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	· .
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	With the second second second second
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
$Q_{2}$ $Q_{3}$ $Q_{4}$ $Q_{2}$ $Q_{4}$ $Q_{2}$ $Q_{4}$ $Q_{2}$ $Q_{4}$ $Q_{2}$ $Q_{4}$ $Q_{4$	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	
QZ QZ QZ QZ QZ QZ QZ QZ QZ	
Q3 Q3 Q2	·····
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	E.F
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	APRIL COLOR
$\frac{100}{MH2} = \frac{100}{Caures} = \frac{100}{$	1993 B. 1977
$\frac{100}{MH^{2}}$ $\frac{100}{MH^{2}}$ $\frac{100}{RES}$ $\frac{100}{RS}$	-
$\frac{1}{RES} = \frac{1}{RS} = \frac{1}{RS}$	and the second sec
$\frac{Q3}{PAGE} \xrightarrow{PAGE} PAGE \xrightarrow{PAGE} CLOCK \\ NEW \\ ADDAESS. \\ SAME ROW = NEW ROW \\ = "PAGE" \\ \hline The ROW/COL \\ \hline The ROW/COL \\ \hline The ROW/COL \\ \hline The ROW/COL \\ \hline The ROW \\ \hline The The The The The The The $	and the second
$\frac{PAGE}{NEW}$ $\frac{CHOCK}{NEW}$ $\frac{NEW}{NDDAESS}$ $\frac{SAME ROW}{E'' PAGE''}$ $\frac{SAME ROW}{E'' PAGE''}$ $\frac{SAME ROW}{E'' PAGE''}$ $\frac{SAME ROW}{TH} \frac{PAGE MODE}{TH} \frac{PAGE MODE}{TH}$ $\frac{SAME ROW}{TH} \frac{PAGE MODE}{TH}$ $\frac{SAME ROW}{TH} \frac{PAGE MODE}{TH}$ $\frac{SAME ROW}{TH} \frac{PAGE MODE}{TH}$	
SAME ROW = NEW ROW ="PAGE" Timing is now ROW/COL $\leftarrow$ Timing is now Timing is n	
SAME ROW = $NEW ROW$ =" PAGE" The row	- 7
$= \frac{1}{2} $	
Row/col < 9 $Tining is now - Pace mode - Colored - Co$	199000 - 1 - 1 - 1 - 1 -
$\frac{1}{10000000000000000000000000000000000$	
Timing is now PAGE MODE	
$\frac{10000029288}{110000000000000000000000000000000000$	
	Kallan ing me
	inter and a
₩ 30 18 40 8° 40 8° 40 8° 40 3°	
CAS 0 1 2 3 0 1 0 10 0 10 6 1 0 12	
= DMALATCH 20 80 20 20 20 20 80	ED MAR AN I
A ROWI COLI ROW 2 COL2 & COUS & COLL ROWS CONS PRINC	
	NAME OF REAL PROPERTY.
	No. of Lot of Lot of
AVAILABLE ADI ANDE	
1000 Teoro 600 600	
do do	

20. Instruction buffer

Early sketches concerning the operation of the instruction buffer and memory timing.



21. Propagation Delays of TTL families

13th September 1992 and I carry out some library research into the propagation delays of various TTL types.

ε ' ÷ 11/1/12\_21 Check initialisation procedure, following repeat periods check repesh circuit & modify to allow before reliaing the at least sons of RAS high memory. 13/9/92 Noive mayori for out Pava dip Ropdelay Family  $\int \Pi$ 0-4 (٥ 10 mW 10 nS 74  $\hat{\mathcal{O}}$ 33 741 L 22 າ 74H 3 0-4 19 10 74S 20 10(0395) 2 04 74LS 25 0-2 2 25 (08 ECL 3 50 TA) 0-' 25 CMOS 71.114 RAS GAS Å į i

22. Instruction Pipeline and Load/Store Unit

Here is a detailed diagram of the instruction pipeline and load/store units, which are closely connected.



#### 23. Instruction Pipeline (continued)

More of the instruction fetch and memory timing control circuits. The second circuit here relates to the memory timing, but has evolved to a more carefully thought-out version.



24. Shift unit thoughts

Now I spend some mental energy considering the controversial topic of shifting. I want a fast barrel shifter, that will be able to shift by any number of bits. This must be done in stages, but using what TTL chips? To try to work out the best configuration, I consider designs including cascaded stages consisting of a number of the following TTL chips:

o 74LS151: Single 8-1 line multiplexer o 74LS153: Dual 4-1 line multiplexer o 74LS157: Quad 2-1 line multiplexer

24 14 M ( 160 Date Ŧ, Instr. 7 MENC Dec 17 13 റററ് LOST ito contralthe (1410110 24 0.14 ø C NO INSTR DEZ SHIFTER has 5 tevels solutors each Duian IIMAA Ólera dolar In chips total Į٨ anti 16 157's,000,= 32 0 1014) 8  $\mathfrak{N}$ 0110 118 total 2 Z 10 tth Ο**S** 0 bu τ., Ind  $\mathcal{A}^{(1)}_{i} =$ 7 6 320 Ø a e Prop delau Verian 151s and **YINUO** 24,16,8 chip 01 ÷., 19) ofter 118 C

#### **25. Instruction Fetch Pipeline evolution**

15th September 1992. After that brief interlude with the barrel shifter, it's back to work on the instruction fetch pipeline. These circuits show the evolution of the circuit, as I iron out the problems one by one...

		1579/92 25
ROA SILL STU		7 V
LOISTOP S)	0= 15t 1=200.	Use .
		<u><u><u></u></u></u>
$\frac{1}{100} = \frac{1}{100} = \frac{1}$	Deter "1" → D → TAUSTRE Deter "1" → D → TAUSTRE VALIO	
CLE OVERIDES PR TNPUT IN THIS CASE		NSTR REQ.
	cue	JSTR REQ
20 10 10 10 10 10 10 10 10 10 1	S 374	DEZ.
Derth -55 Day		a <sup>1</sup>
		VALID,
		EINZER REG
Modify to allow MUX to cert 200 du balance The provident	$\begin{array}{c} \mathbf{A}^{\text{res}} \\ \mathbf{C}^{\text{res}} \\ \mathbf{S} \\ \mathbf{F}^{\text{res}} \\ \mathbf{F}^{\text{res}} \end{array}$	Calle chan this start
the next instruction	Linote 2	at end of current her ay ite, after - DATA pulse at use Fles

# 26. Instruction Queue Unit

Finally a more complete version of the instruction queue unit, which I believe might work.

15/9/12. 26. ÷ INSTR 370 374 374 DE7 ÓĒ TY OIK LOST-OP DATA LATCH QUELE CLOCK S TNSTR 7 NALID. ee. 70 74 CL0 ľΟ' ίũ NSTR REG -11 P.R 2nd INSTR 74 INSTR <u>CIR</u> INSTR VALID INSTR SNORE 200 INSTR REQ TNSR FIELD QUEUE CAREH. UNIT (Jumes 1.2073 LEAR QUEUE 5000 QUELE CLEMP 20ns delay DATA ę LATCH. OF CURRENT MEMORY CYCLE). (lear Inits queue signal also goes to clear the address with etc, adjust page EF etc.) I it recessary to have another stage in Instruction queue? Maybe it is ...

27. Memory Controller

The final version of the memory control circuit. This turns the 20-bit address bus into the multiplexed Row and Column form required for the DRAM's, and generates the RAS and CAS signals. It is the only part of the CPU having a clock, the 100 MHz clock is used to generate the precise timing required by the DRAM. The rest of the CPU from then on is entirely asynchronous.



### 28. Address unit; Memory arbitration

The address unit generates the memory address for the memory controller unit to use to access the DRAM. This address can come from the program counter, the second instruction field of the Jump and Call instructions, or by adding the displacement address of a branch instruction to the current location.

Later I start to think about bus arbitration. This circuit will decide when the CPU can control its own memory, and when it should yield control to the host Z80 so that the host can read/write the memory.

Does come from here as it is the unsert address that must be 1719192 28 stared not the one warend being read/writter 376 371 218 C 'n ŝ BUF Ċ.K 0/ST-0 ind NEW QUEUE 1 CLO 245 FFF 243 ADO 200 BUF BUF. TNISTR (ATER OT FIELD 1 DATA Bas D 85/8 Address 245 Counter BUF LOAP INPUTS 0 ÔE LOISF-OF ADDE LO/ST CUSUZ NEW ADDR 10-19. ADDRESS DATA BUS O QUEUE CLEAR QUEUE CLOCK UNIT READ ADDR ABS/REL ->> BOOR INC LOAD ADOR COUNTER 2nd INSTR FIELD. DISP FIELD Memory arbitration CLEPP WAIT .. PROC 74 WATT -RAS CLK õ 20 Ancak VALATE ACK

# 29. Evolution of the Memory Arbitration Circuit

A few more attempts at designing a working circuit for the memory arbitration.



# **30. Final Circuit for Memory Arbitration**

18'th September 1992 rolls around and I decide that my memory arbitration circuit design is complete. It controls the Z80 BUSRQ and WAIT signals and arranges for a clean handover of control when the Z80 requests it.

	£ '	( <sup>-</sup>	17/9/92 30.
		Des CLEAR	<ul> <li>A second s</li></ul>
WAIT>			
WAIT	- D		ED CNRD - KK
	280	144So.	
BUSRO	HOST.		
·			
Whit	D	0	2
WAIT		74	
	1000 L	di la	
	ारे ह	1994 ·	
	حركم	24 - 1	Peca-
······································	HOST ->	74	course
 	P65 ~		n a san a magina ana an adala (10) magina ana ang ang ang ang ang ang ang ang a
	ц <u>1</u> 256.		10/0/00
			10191721
х. Х.Т.С.	a a a a a a a a a a a a a a a a a a a	<ul> <li>International processing and the second s second second se</li></ul>	
WAIT-	D	P 74	
WAIT	999 - 199	CUK ND	
BUSED C	CIERS 60		
	PAGE	CLR REFR	Des PROL CONTROL
	1 .		
	290 Host	74-74-1-	Doo >
	1004. RC 14425	a > + a-	
			3
E BUSACE		······································	
a marine and a sum as a summary to a summary to a sum a s	na managana atau sa	WATAGE 6-0	
		Writer and	
SIAIT -	Thomas > PROC	CONTROL EN.	
WAIT -	Anhibaction -> with	TACK	
ZSO HOST KED	TUD MANANAN -> 280	BUSRA	-
CLR REFR		AK MAR	and a life and a shall a second difference of the second difference of
1		-	р.

# **31. Register File Definition**

A reminder of the register naming and useage. Each register also has its own scoreboard bit (half a dual D-type 74LS74 flip flop), whose state is "0" if the register is available or "1" if it is busy.

18/9/92 31 1 Register All ZODA RO = 0E CLK R1 2 R2 в 371 (LO BIT) R3 Ĉ. Ri D R5 Έ RL F \$ DÁT R7 G R8 H R9 I 3 Inder (20) rio ī Write only RII IN register Read na. R12 OUT register R13 Loop courtes (20) 5 Stack Dointer (20) R14 R15 = (20 PC .1.9 "O" = Available 0 "1" = Busy. 2

# **32. Instruction Decoding and Scheduling**

The instruction decode is conceptually simple. The first 3 bits of every instruction specify the unit to be used for the instruction. The instruction is "issued" when the unit scoreboard indicates the required execution unit is available, and the scoreboard also indicates each of the source and destination registers is available.

T 32 Insta decode Ĩl4 16 18 19 12 13 Source Source Result Unit OTHERS - TUSTR VALID - INSR REQ IGNORE 270 FIELD CLEAR INSTR QUEVE. INSTR. LOAD ADDR COUNTER (PC) READ MODIA (PC) - ABSIREL a= Avail thrit Scoreboard: 10= Busy ALL EP , jîç ( 12 12 13 ũ Reg. dicoreboard HIN NO IN OUT UALIC Unitlop rodes Unit unit -Slore -NOPHALT BURRD LOIST 254 Reg. 2 STOR 1-16 0Es ROBE F.P ind ADD/SUB of REC: \* 3 Shift, rosmalise Reg the 52 NES. ALU Scola \* 4 Res. Boost 5 Bit manipulation. \* 6 Jumps etc. \* 7 WAIT. 7

# 33. Instruction Scheduler / First ALU thoughts

Final diagram of the scheduler. Given an "Instruction Valid" signal from the instruction queue, it checks register and unit availability. If everything is Ok it enables the correct source register outputs and generates signals for the execution units to start processing. The scoreboard bits then get set (unit and result register).

Also shown here are my first thoughts on the ALU design.



### 34. Sketches for the BitMan and Load/Store Units

Some preliminary consideration of the Bit Management (test/set/reset) unit. This one can reset any specified bit to "0", set it to "1" or test its state.

The load/store unit is responsible for generating the required memory address. Depending on the state of instruction bits 10, 11 and 12, this address is one of

o 0: an absolute address specified in the 2nd instruction field (40-bit instruction)

- o 1: Stack Pointer: The address specified by the stack pointer is used
- o 2: Index Register + displacement specified in the instruction

When the stack pointer is used, it is subsequently incremented or decremented automatically by this unit, corresponding to a stack "POP" or "PUSH".



### 35. Load/Store Unit

Final diagram of the Load/Store Unit. Note the nice block representation at the bottom of the page showing all input and output signals connected to this unit.



#### 36. Bit Management Unit; ALU

The final version of the bit management unit, responsible for reset to "0", set to "1", or testing of any bit.

In the lower part of the page, a diagram of the ALU. This is rather simple, mainly because it uses the 74LS181 4-bit ALU (8 of them).

C 2019/92-36 BITMAN INVERT. DATA BUS 374 Para Œ (CD) 945  $\overline{\alpha}$ 댄 374 DECOLE FIELD (AND/CR/INVERT N Ō€ "04 CUR R BIT BITMAN LLR ZERO 40-1 5 Ø3 SERC FINISHER đ R 374 â REAR ŝ TANSTA BIG BIT 18 ? 10 ĮΡ G 74 74 an How to conditional > CLR ZERO FURG lumps > SETZERO HAG test zero, carry etc. DATA BUS DATA BUS prior to sumping? \$ R N FIELD BITMAN neu COPAR BATMAN B R FIELD > CLEAR & BIT. mut wait for ØЗ - BITMAN FINISHE **96**4 wit to finish, etc BITMAN INSTREM INSTE BITA-> TNSTE SIT 18-3 BITMAN RESULT EN PILO REDUT PALL FINISHED ALU øз DATA BUI . 04 RESULT FLAGS YCLK FLAGREG > CUR PILU BH ALU DATA BUS 374 TUR R BIT ß DAT ę . . 2p ⇒ R OF CORE ALU INSTR7 cur de ∜ 4 ALV 7 C INSTR 633 <sup>11</sup>0<sup>14</sup> FLAG REG LR 🕅 19170 FINISHED \*ALLI OP idepende on REUT DR Come R æ what the 181 takes. 574 lik (?F) Ø ÷. Coes it do shifts?

# **37. Result Arbitration**

One of the most important parts of the CPU design! All the units operate asynchronously, and can be operating in parallel. Yet they all ultimately want to write the results of their computation to the register file using the internal bus. The result arbitration circuit helps to decide who can use the bus at what time.

There are 5 units which may need to write back results. In addition the instruction issue unit will require the bus to load source data from the register file to the units. I therefore arrange a stack of 5 flip flops. There is a "result phase" during which the instruction issue unit allows results to be written. In this phase, each of the 5 possible units are checked and in turn allowed to write their results if they need to.

- · · ·		20/9/92 37.
Results Arbitration.	•••••••••••••••••••••••••••••••••••••••	· · · · · · · · · · · · · · · · · · ·
Result returning with:	FPU ALU LDST BitMan IOU	Priority 1 2 3 4 5.
FPU. FINISHED > ALU FINISHED > BITMIN FINISHED > TO FINISHED > LATH TO FINISHED > 260		
RESULTS START	HEN NE EQUID RITE.	FPU RESULTEN
FPU ANISH ALU FINISH LDST FINISH BITMAN FINISH TOD FINISH CLA TOD FINISH CLA CLA CLA CLA CLA CLA CLA CLA CLA CLA		DOWN NILU RESULT EN
RESULTS STARIT Ø3	RESULTS PHASE	
* Will this work, regarding in This circuit & in requesti	OF propagat ngunit's OE	on delays etc; of '374/'245.
FRU FINISH ALU FINISH LOST FINISH BITMAN, RNISH TOU FINISH GS	PRU RESULT EN HU RESULT EN HOST RESULTEN SITAN RESULTEN TOU RESULTEN RESULTS PHASE.	
NB. JOU counts as as a relation of necessary.	igutes not a	a unit, as addition

# 38. Register File and Scoreboard

This page shows the construction of the register file and scoreboard. Register 0 is always zero by definition, so it is NEVER busy.

121/1912. Ç 1 legister tils ĩ R١ 370 n Ah C, 0Es D 3 G CLKS. > RD INDEX -> READ IN 41 13-> READ LOC -14-> REDSP -15-> REDOR (REET R R¥ 4-16 IC-> LO INDE B-> LO OUT ) DATA BUS. IL + LO SP 5-710 AC RD INDER Registe RD FC ΰĒ File JLA INDEX R -1-A-00T SID LOOP 310 SP F +LD PC. ų, RESET SCORE BOARD  $\xi = 0$ ¢., Scoreboard ы + BUSIO SET. > C BUSY 1 2 S-R SET BUSY 2 . 1 ŝ BUSY 3 ŝ RESET. BUSY 4 έk ę, etc. BUSYS . SR ς... क्षे SET EN . > BUSTO-15. RESET & 1 Scoreboard SETR

# 39. IOU, the Input/Output Unit

This is a set of 74LS374 octal D-type latches, 40-bits wide, one bank for the input and on e for the output. Using these the host Z80 can send data to and from the CPU.

When the CPU executes an IN instruction, a Z80 interrupt gets generated. The IOU is then marked as busy on the unit scoreboard until the Z80 has loaded all 5 8-bit registers, so a complete 40-bit CPU word is ready. Only then does the IOU send a "finish" signal to the Result Arbitration circuit.

When the CPU executes an OUT instruction, a Z80 interrupt is also generated. The IOU busy scoreboard bit remains set until the Z80 has read all the 5 8-bit chunks of the 40-bit word.



### 40. Barrel Shifter sketch and FPU addition notes

Here is a design for a barrel shifter using two states: first a set of 74LS153 dual 4-1 multiplexers, followed by a set of 74LS151 single 8-1 multiplexers. This operates on 32 bits and can shift by any number of bits in just these two stages of logic. Only 32 bits are considered, cause this barrel shifter is meant to be used in the floating point unit to normalise the fractional part.

Later I start to work out what is involved in floating point addition. A few worked examples are required...

1.6 21/9/92 LO. Nesign 71LS153 501 IIMA 8-1 H 8151 21 20 A. s SHIFT STIECT 32 ŝ ŝ. 765.43 210 8-1 2 151 < MASK do without mask, just oriound all unwanted inputs to the 1535 & 1515; could result in Diver chip count. FP 千百元/\* Addition Ű, 1011 e 11 = 00 t b 1.1 -Atean 0011 1100 e -10 F.P.- ell 11+3 aire 0 proponents subtracted 9= SD shi ÷., and meridiand Now VO di > 001101 0 d d9 Normalin stan 1nmp ù) 17+13: Fr 000100012013= 10001000e 125 B= 000011012128= 1000 = 1101000e 124 Aub. exp. = 125-124=1 ris shipt 2nd right by 1

#### 41. On the subject of Floating Point Addition

More deliberations and worked examples as I attempt to understand how to add two floating point numbers together.

21/9/92 41. 10001000 e125. 01101000 e 125. 11110000 e 125 US NOAM req. 00011110 e g = 16+8+4+2 = 30 iii) 11110000 e125 30+3 30 = 3= 0000011 e 128 = 11000000 e 122 Web exp: 125-122=3: shift right 3: 11110000 00011000 100001000 × 125 Norm shift right 1 = 10000100 e 126 00100001 e 0<sup>28</sup> = 33 0k. 4= 0000 0100 e0 = 10000000 123 4+48 118= 00110000 e0 =11000000e126 alub exp. 123-126= -3. Shift 1st by 3, take 2nd eap 11000,000 2 26 00010000 e126 = 00110100 e128 11010000 e 126 32+16+4= 52. 25-122 D111101 125= 122 122 = 01011010 - 01111101 122 = 10000101 4 1,0,0 09110 00000011 123-126 426= - 3. 123= DI111010 0111101 126= 01111101 1, 01,0000101 010000000 126 = 10000010 2( = 10000011 01111010 10000011 11110 00000010 C. 00000011 41

#### 42. Align Block

This is a development of the shifter sketched previously. Alignment of one of the operands in a floating point addition operation is required prior to the actual addition. The smallest operand is shifted right by the difference in the exponent fields. What I are really doing here is lining up the decimal points so I can later add the two numbers.

The align block can shift the 32-bit fractional part of a floating point number (well actually 31 bits), by any number of bits in the range 0..31. It does this in only two stages of logic. To accomplish this feat requires a mere 28 74LS151 chips, 10 74LS153 and 4 74LS157...



#### 43. Normalise Block

Very similar to the Align Block, but in reverse. The normalise block is used after a floating point operation to left-shift the result, incrementing the exponent field accordingly, so that the most significant bit of the floating point fractional field is a "1".



# 44. On the counting of leading zeros

Before I can normalise, I have to count the number of leading zeros in the result's fractional part, so that I can tell the normalise block how many bits to shift left by. Here I have a few thoughts about this task.

22/9/2 endir EADING ZEROS COUNT 0 31 30 29 28 27 26 25 24 31 30 29 28 77 26 75 24 73 22 21 20 19 18 17 16 15 14 13 1211 09 87651 0 10 10000000000000000 10011101101110001101 6s. 3 Q, 8's 1 ⇒ C 45 n 0 ⇒ ħ  $\Rightarrow$ 0. 01 0 1 0 ŀ Zs 0 ⇒ 011:00 etc 0 S 815 0111 45 ⇒ ප 0011 25 σο Ο () $\circ$ Μ 6 15 D 376 Ð S BITZI 400 S O as rega. Sil

#### 45. Leading Zero Count

The final diagram for the leading zero counter. Note the large number of diodes, which replace TTL OR-gates. I always thought if you needed a large number of inputs to an OR-gate, why not use a set of diodes?



# **46. Floating Point Addition Sketches**

It's now 25'th September 1992 and I need to remind myself of my newfound understanding of how to add floating point numbers, and how I planned to implement this in TTL.

46. 25/9/92 Me FP e sug 900 - si- - s'4' 14 S<sup>11</sup> - 4 No. 14 No. -6 2 M - 1 M - सम्ब Also. 1 ATTA B **NATA** 379  $2\alpha$ t de  $\mathbf{e}^{i}$ 18 a 1 0 N --- P 15-3-15=1111 5+3:000 111 æ, 0000 0011 - 3= 0011 3=1100 3 =: 1101 = GOIC 0000 0011 3-15= 70 11110001 'h  $\mathbf{b}$ -11110100 1.0000 1100 = 12- -12 00001100 = + 12 SIGN A -3-15 11110001 O=+ 1=- SIGN B +/-۱ 1 101110 2-18 000010010 = +18 2  $1 \leq d_1$ Sata bus -> Latch A-Signi ⇒ P\Li Nota bus & Latche , 11 e 617 Ø SICN :33.3 Zero count -Normalin -> latch \$ i .' 1. 4 No cosu - Latch 32  $b^{(k)}$ latch 10 c+31 and Inc. eno, slatch. wm > 85

# 47. Add/Subtract Floating Point: First design

Now I add the complication of being able to subtract as well. To do this I use a bank of exclusive OR gates (XOR) before and after my adder. This first sketch design needs considerable further work before it can be said to be anywhere near complete.

27/9/92 47. Mult F.P. 11 11  $\overline{1}$ ۰÷ ۱ 15.8 otch A – 6. 64 t 3 2.1 atch atchB Add eromen ī. ADD/SUB ASFP ĘΡ SIGN B +/ 371 SIGNA DATA ZERO NOR Øų ß øs⇒ 374 EY **PSF** B. 1 182 . Ø3. ė - . 5.13 . . 120 ŝ

# 48. Library Research

27'th September 1992 and I found myself in a wonderful library. I am not Swedish (despite by name) but on this date I had occasion to be present at the KTH technical university library in Stockholm. Here I found various books about computer architecture and the floating point implementations of the IBM 360/91. On this page I jotted down some useful information.

	Ŀ		27/9,	192 48
-(Int k	milliserand 36	bits times 22	HOMM	
Instauction	1 Control Unit ICI	) forther (	795daus).	
decodes.	and indexes into	A.		
-TBM 360/9	I FP Adder:			
	Operande			
		-		
	I de la	- I - L		
	www.act	- Velec	operand	<u> </u>
	encoponerus. 1	1 2 90	ting	<b>4</b> /
	÷	1 Alion	Rigger	
			Downy ///	-10-
-	ېېېېې ور مېرو و.			-
المعادية المحمد الم		A	dd	
	Company and Company and Company		ietions	
5- -	- I			-
	- Count leading	···· + Nor	natise !!	÷
· · · · · · · · · · · · · · · · · · ·	10 galos	<u> </u>	tift)	· · · · ·
tund		tere di ta		·
		Real Providence		
	JOILENGEL			
-Divido A	Innithm TRM 360	191.		Ø
Uses mult	inlive in the ite	notive aloon	than with	- (press -
rapid (	quadratic conve	ncience).		
:. Poyomed	by sequence of	1 multiplic	ations:	-
multiplies	is chosen so that	divisor is	oriver toward	: lat
quad. co	onu, ie no. of bit	ts of precisi	on doubles	
at each	iteration. Far	ch time du	ilgittum coaic	id,
awiderd	multiplied by	the same u	une. Divider	ud
X anno	s por the nin	NOTON X C	terominatos a	R.
Avra ion	, (nu quotient).	1M AUNDA	$(n, \alpha a \alpha) \rightarrow 1,$	-
N -				

# 49. More Library Research

On the subject of floating point viision and multiplication. Oh no! I have only recently understood how to add floating point numbers let alone multiply or divide them.

27/9/82 49
the dividend is deiner the quality
A & B = dividend & Avising Annual Annual A
DO SEGLIERCO (A/R)(Ma/Ma/Ma/M) (M-/M)) - (A/R)(Ma/Ma/Ma/M)
To normalised form. 0-5 < B<1 ND (B=division mont)
B=1-b where b<0.5
(1-b)(1+b)=1-b2 leads to choosing
Mo=1+b, the 2's complement of the divisor, 1-b.
This results in (BIMO)=1- 520
$(1-b^2)(1+b^2) = 1-b^4$
and My=1+0- 2's comp. of the division's
(1 h 2er VI, h 2er) -1 h 2er+1
ie ML = 1+b2er the Nerrow d' the division
current value, 1-bee = (BYM, MM2) (MI)
dince b< 0.5, 1- tree convences quiadratically
to 1. With B spinalised, martissa's high-order.
bit is a"" guasanteeing initial presision of
at least one bit; After 5 iterations, precision
is 32 bits as read; ( trial muttiply of the
aurison is not necessary, as it would result
in a value of "I" for denominator leaving
Thather in provisionat in table loop is a multiplies
Value of 1 st multiplies & course provides
7 bits, etc.
Mutiplion may be trunchied to improve
in Destoimance as full precisión products not
needed. Multiplications of nunerator & denominator
are performed concurrently in atternate
stages of the pipeline.
I trom "Dupercomputer Anchitecture"; & Paul B. Schneck ].

#### 50. A 4-bit Synchronous counter and Floating Point Multiplication

Here I note down the circuit for a 4-bit synchronous counter. I also found this in the library and thought it might come in useful. I did mention sometime earlier in these CPU notes that I needed a fast synchronous counter, well here it is.

I also decide to try to understand floating point multiplication. Once again, a few worked examples are the best way...

17 50 27/9/92 1. Sh 2006 SUNCHARADAUS COUNTER Qо Q, Q2 Q Q Q J J K J J JEXT TACE COUNT ENABLE 16 0 MULT: 1.1 0100 0000  $= 8 \times 8 = 64 =$ 1000 10:00 × 10001÷ ()= MM 0000 le + 4 = 15= 00001111 MM0000e+4 00001111 15=1 0000000 Ô  $240^{2} =$ 57600: 110000×11110000 = 111000010000 e + 8 ł. 8 x 8 2 Ø = 0.1000000 e4 00001000 \$1000 0000 x \$1000 0000 =.01000000000000000 e 8. = @/+1000 0000 1 21 da ,2 0.1000000000000 001 e ()° - 10000000 و 1111111-1 =

# 51. First sketches for a floating point multiplier

Some first preliminary ideas for my floating point multiplication implementation. I also want this multiplier to be able to multiply integers, which is an easier task.

0 27/9/92 51. 37 DATA BUS. 31 õe ŨЦ Ø5 2 Ø3 374 Ŕ 37 374 R 374 52 374 32-39 Ø5 INT FP/ O ś

# 52. Multiplier

Complete design for the multiplier.

When multiplying two floating point numbers together, it isn't necessary to align them first. Just multiply them, and take the most significant bits of the result. Meanwhile, add the exponents. Post-multplication normalisation will only ever result in a shift of 1 bit, so I don't need a full barrel shifter, instead I just have a multiplexer with its inputs both connected to the multiplcation result but displaced by one bit.

This unit can also multiply integers. In this case, the product is twice as wide as the operands. I decide that I must store this extra result word somewhere, it would be a shame to waste it. Register 15 seems like the ideal place. Previously I had specified register 15 to be the Program Counter. However, the Program Counter does not need to be accessible for read or write by the executing program, it is entirely under the control of the instruction decode related units. So I hide it from the register bank and use register 15 for the least significant word of the result. The most significant word goes to the specified result register.

The multiply circuit itself is not shown here, it's just drawn as a block with the MULT caption. I intend to use a fast parallel multiplier, I had some papers from the libary about how to build one of those, but unfortunately it requires a large number of chips. I decide not to draw it here, but just to consider it as a functional block: give it two numbers and it will return the product some time later.

I also make the controverial decision to pipeline this unit, since it has a parallel multiplier. However, I don't pipeline it in the conventional way, with a register between each processing stage and clock the results along the pipeline. Instead I use ripple-through (wave) pipelining. Just shove the inputs in one after the other, wait the right amount of time, and take the output. Believe it or not, wave-pipelined parallel multipliers have been built in practice. Whether or not I could ever get it working is debateable.

27/9/92 52, 20.50 0-3 D-30 32 0-31 Renn 昭. 4 3' 374 CUL œ 104 ANTA GUS. 0-30 371 26 4 374 Ø5-J 32-39 OF. Ø3 67 N N N 3R R 3Z4 Ø)) SIGN FINISHED. FPTINT -> 0 INSTRO NULT ត XK OFLAY . EN .... 1 putting in a pipe of R-Pipeline this unit pn permanent reaction and NWDYI BU + insertino ۰ą FP/ exponen How will RIS be indicated ninhana use Instrited DATA-BUS DATA BUS > MULT FINISHED stould allow R MULT R CLEAR MULT BA 04 05 "init-> CLEAR R. BIT ON NORMA ð3 R. operation, this MULTENT QLURA INSTRO=FP/INT > MULT RESULTEN READ LSB -KIS to time b read 101 Nod the "16" suggest RIS register Possibly make 1.SB e l the one the f۱ 22 h١ hena R15, PN instead. QUC OC vD. Th ( ONTS DI 10xt ru pipeline this without Should possible to fully unit multiplies, etc. Just inide the additional latches pipelining. Npple - through

#### 53. Instruction set once more

So the 27-th September 1992 was a heavy day. All that library research and then the design of the multiplier. The following day I decide to revisit the instruction set again. This time I summarise the whole thing on just one page.

Instructions			28/9/92	53:
0=(mtan)				VI.9
<u>S construct</u>			NOP	0
1:10ad/store		15 14 13 12 11 RE[G.]	HALT.	
	100		20 Absolute (	Next 20)
0 0 10	119 18 13/16	)) 2. 1 1 15 14 13 12 X	Of Indexed	<u>्र</u> ण
<ul> <li>2: Keg Move</li> <li>3: Multiply</li> </ul>	0110	ouncel Soi	15 ce 21 Result	
	<u> </u>		Integer Finance of	
4: ALU 5: ADD/SUB		owner Sou	rue 2 Result ALU	- OP
ζ - Ν λ ×	18 1 <del>7</del> 16	15 16 18 192 11	Add Subbray	4 1
6: Bitman	11,1,015	ource ( <u>n.n.</u>	n3n1 Result (n,n.) Test	00
	n=No.r	1 bit, 0-39	. Set	01
			Invou.	
7: Junpi			-12 BIT DISPLACEMEN	)T
Dec R13	loop>0.01	2101 B	unp (Next 20 roach	)
1	NC O	1010 C	all (Next 20	)
	NZ. II	00		
	Z 10	JI JU	mps group instru	ictions
	P	10 ig	nose and field	if they
N.B. ALU OF d	ependa on the	W 2 74LS181	e tested true. Junctions availa	He
does it inclu	de shifts?		U #	

#### 54.More on Floating Point Add/Subtract methods

The next day, the 29'th September 1992 I decide I really have to do something about the design of the floating point add/subtract circuit. I start to draw the circuit but find my understanding is still lacking, or rather, that my previous understanding has been temporarily erased by my exploits with the multiplier. So I start on some more simple worked examples to get things straight in my head.

1 7~ 29/9/92 54 ASFP ALIGN 374 cin Of այո 374 LUX. OF #3 = 1100 -3=1101 0100 =4 **9**7 0100 1101 10000 0001 0101=1010 -5=1011 <u>5</u>.=.. 0100=1 1011 0100 1010 OITIT 0+1+0 0000 +0001 Ξ. .0001 = 1. 0011 3: 0101 5: 1100 -3: + 1 +1 regd: 10001 + 1 5-3 2 -5: 0101 3-5 3: 0011 +١. ~ 51 1010 01110 01101 + 1 ۰. 3-5: ١. 10001 4 10010 Nö 2000 5:0101 0011 3: + 1 -51 1010 1100 +1 -3: 11000 +2, ¢ 10110 -3-5: 113 -1-1 = -00111 +1 01001 5 =-01000 =-8 -3: 1100 +1 L: 10 0100 10000 4-3 +10000 +RONG 100 eb - 💯 .0100 ,100 0.02 1 22 ·1000 e-.100 2+1 2ª SMIFT EXD

# 55. Floating Point Add/Subtract sketch

A first attempt at a design for the floating point add/subtract unit.

 $\overline{(}$ 29 AA2. 55. 3-4 5: 1100 3: 0011 0111 •4 : ١ 01010 ~L. -1 @1011 + ] 201 ന 3-4 ţ O\* EXP. PARTS OF ALWAYS ALIGN A 374 SR D ALA STAPA <u>T</u>e AUS ٦ 61.7 2: B-374 OE DEXPB ßĞ≣ INSTRO = 0 0 74 LK ZEROS 0-31 DATA 30 374 1-3 NORM Cout=32 1-32 8-A (= A73) A>B EXPB A OF 800 DELA Aõe 807 400 в 差 🛹

# 56. Final Floating Point Add/Subtract design

Finally on the 1'st October 1992 I find myself in a position to complete the design of the add/subtract unit. This diagram includes as labelled blocks the Align, Normalise and Zero-Count blocks described previously.



#### 57. Add/Subtract block diagram and Questions

It's a complicated unit, this Add/Subtract, and I STILL have some questions about its operation, which I carefully write down here in order that I may return to them at some later time.

Below that I draw the Add/Sub Floating Point unit as a block diagram showing its interconnections to the Align, Normalise and Zero Count blocks.

1/10/92. 57. \* Align enable: If the required shift is 32 as more, the right shifter must give an output of zero; i disable use a "EN" inputs on the 157, 153, 1515 etc the align suburit. IN operation must be properly writed lary. ar stage without causin propagation allau problem \* Ripeting will pubably reed intermediate latches strategic points. UD errors ever occus and so, how do you detect them, and signify them's \* How to synchronise all the various parts of the circuit? ASEP RESULT EN DATA BUS MATA BUS ADDISU R FLOATING POINT TNSTE O ASFP FINISH രദ (ASFP): CLEAR ASPP BIT P BIT CLEAD ASFP EN H32 H5 P32 11/32 ALIGN ZEROS COUNT NORMALISE \* In certain cases of subtraction a 2010 nation DON may occur, how to cose with this ÷ - -

### 58. Another listing of the Registers

Which now also shows register 15 as the multiplier low word. Notice that I have also replaced the separate I/O registers with a single one which is used for both IN and OUT data. There are therefore now 10 general purpose registers available.

The idea of separating the input and output busses of the register file is a good one. It means that the instruction decode unit can access the output of the registers whenever it wants, without stopping the write-back of results to the register file by the units. Effectively then the bus arbitration circuit is always in the result phase, which should dramatically speed up the CPU.

		`	2/10/92	58.
Rea	iton list		4	
- W	AND	· · · · · · · · · · · · · · · · · · ·		
RO	Fornth rootsten.			
_ 120	A			
RO	<u>B</u>		·	
R3				
Rk	D	L.		
85	E	-		advanted dotters in a re-
R6	F		-	
R7	G	1	-	1
R8	H			
R9	1		· · · · · · · · · · · · · · · · · · ·	
RIO	1			
RII	IN/OUT register.	any system is a set of standard system bits	a dia ka ang ang ang ang ang ang ang ang ang an	
RI2	Index register (20	· · · · · · · · · · · · · · · · · · ·	·	
R13	Loop Counter (20)		· · · · · · · · · · · · · · · · · · ·	
RI4	Stack pointer (20)		· · · ·	
R15	Multiplien low word;	Read o	nly-	
TE	in Dich idiated	2 Dec D	50	
HOW	WILL KD DE Mallatea p	usy = see P	age 02	···· ···
11.5	that win sanath	indust 8 M	itrust	) سرب یہ دیا ہے د
LION	your miny aquities	Alpen a or	input	angan
DUN	es un au neguera	A DAAMIN LIA	it	
conf	unit de la puntan		· ·	
un	a june wear we	XXX&		1 10 100° - 1000° (* 1000° - 1
	and a second s	an egan egan egan	and the second s	
	The second state is being a second se			
	алан жайын таараа жай жай жай жай жай жай жай жай бай бай бай бай бай бай бай бай бай б			L.U.
			· · · · · · · · · ·	
			"	

# 59. IOU Redesign

So, 2'nd October 1992 and this is the last page of my asynchronous TTL CPU design. I add a control and status register. I am unsure if there were any other changes since the last one (page 39).

